refactor: moved org-agent to its own repository as a submodule

This commit is contained in:
2026-03-27 15:46:53 -04:00
parent 01f76a4570
commit b7e082c403
176 changed files with 19686 additions and 9665 deletions

View File

@@ -0,0 +1,40 @@
#+TITLE: Lisp Machine Bootstrap
#+AUTHOR: Amr
#+CREATED: [2026-03-22 Sun]
#+BEGIN_COMMENT
The "Endgame": Bootstrapping a true, hardware-native Lisp machine to achieve ultimate digital sovereignty.
#+END_COMMENT
* Vision: The Sovereign Silicon
The Lisp Machine Bootstrap project aims to remove the "Unix/C Tax"—the layers of opaque C code, complex Unix kernels, and generic hardware that currently underpin modern computing. By building a machine where Lisp is the native language from the gates up to the UI, we create a system that is provably secure, homoiconic, and entirely under user sovereignty.
* Philosophy: Tagged, Homoiconic, and Bare-Metal
- **Hardware-Native Lisp:** Instruction Set Architecture (ISA) optimized for Lisp (CAR, CDR, CONS as hardware instructions).
- **Tagged Memory:** Memory management handled by the hardware, preventing buffer overflows and memory corruption by design.
- **Removing the C Core:** Eliminating the reliance on C-based kernels. The "Kernel" is a small Lisp bootstrapper.
- **FPGA First:** Utilizing Field-Programmable Gate Arrays (FPGAs) as the initial prototyping environment.
* The Bootstrap Path
1. **Phase 1: Soft Machine (Current):** Emacs/CL running on Linux (The "Simulator").
2. **Phase 2: Virtual Machine:** Develop a specialized Lisp VM that abstracts away the Linux kernel.
3. **Phase 3: FPGA Implementation:** Port the VM to an FPGA core (Verilog/VHDL).
4. **Phase 4: Sovereign Silicon:** Synthesize to a custom RISC-V or dedicated Lisp ASIC.
* Initial Research & Tasks
See the actionable tasks for this project in [[file:../../gtd.org::*Lisp Machine Bootstrap][GTD.org > Projects > Lisp Machine Bootstrap]]
* Status
- [X] Project Seeded
- [ ] Research existing Lisp-on-FPGA implementations (e.g., Openora, Symbolics replicas)
- [ ] Define minimum hardware-native Lisp ISA
- [ ] Draft initial Verilog/VHDL skeleton
* Links
- [[file:../org-agent/][Orchestration: org-agent Microkernel]]
- [[file:../agora/][Social Layer: Agora Protocol]]